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Abstract— An evaluation of the gate capacitance of a field-
effect transitor (FET) whose channel length and width are several 
ten nanometer, is a key point for sensors applications. However, 
experimental and precise evaluation of capacitance in the aF 
range or less has been extremely difficult. Here, we report an 
extraction of the capacitance down to 0.55 aF for a silicon FET 
with a nanoscale wire channel whose width and length are 15 and 
50 nm, respectively. The extraction can be achieved by using a 
combination of four kinds of measurements: current 
characteristics modulated by double gates, random-telegraph-
signal noise induced by trapping and detrapping of a single 
electron, dielectric polarization noise, and current characteristics 
showing Coulomb blockade at low temperature. The extraction of 
such a small gate capacitance enables us to evaluate electron 
mobility in a nanoscale wire using a classical model of current 
characteristics of a FET. 
 
Index Terms—Nanotechnology, Metrology, CHEMFETs, 
Nanowires.  
 
I. INTRODUCTION 
EMICONDUCTOR nanowire (NW) field-effect transistors 
(FETs) are of great interest for future electronic devices 
with high performance[1-3] , and low power consumption[4], 
as well as chemical sensors[5-7]. Meanwhile, an evaluation of 
a gate capacitance of such a NW FET is extremely important 
for an extraction of intrinsic carrier mobility in the NW from 
the viewpoint of device applications and for an estimation of 
charge detected by the FET used as the chemical sensor. 
Interestingly, carrier mobility in a p-type Si NW was 
evaluated[1] to be as high as 1350 cm2/Vs, an order of 
magnitude larger than that in a bulk Si, from a capacitance 
estimated geometrically. However, since following works have 
reported the mobility in longer Si NWs close to bulk 
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values[8,9], more precise evaluation of the capacitance to 
estimate an accurate mobility is required. It is extremely 
challenging due to its small value in the aF range or less, 
which is usually masked by much larger parasitic capacitances 
in the pF range or larger. Although an optimization of a 
capacitance bridge allowed direct evaluation of capacitance 
(300 aF) of a 700-nm-length nanowire, its measurement was 
carried out at 200 K[8]. Moreover, an evaluation of a 
capacitance of several-ten-nanometer-length NW has not been 
reached. Room-temperature measurement was carried out 
using hundreds of 300-nm-length Si NWs connected in parallel 
in order to increase the capacitance, and to evaluate the 
averaged capacitance among a lot of Si NWs[9]. Recently, 
new emerging techniques for an evaluation of capacitances in 
the aF range were reported: a scanning microwave 
microscope[10]  and noise analysis[11,12],  However, each 
technique has inevitably uncertainties in the aF range, which 
urges extra analysis of those feasibility by comparison with 
several independent techniques. 
Recently, ultra-low-noise Si NW chemical field-effect 
transistors (CHEMFETs) with elementary charge sensitivity 
have been demonstrated[13]. It opens the door to a 
metrological approach for the electrical detection of single 
ions and molecules. Here, we use these ultra-low-noise Si NW 
CHEMFETs to evaluate gate capacitances using four kinds of 
measurements: current (I) characteristics modulated by double 
gates, random-telegraph signal (RTS) induced by trapping and 
detrapping of a single electron, dielectric polarization (DP) 
noise, and current characteristics showing a behavior of a 
single-electron transistor at low temperature. 
 
II. EXPERIMENTAL 
A. Device description 
The CHEMFETs were analyzed in two ways to modulate 
current characteristics: a single gate (back gate) and double 
gates (electrolytic and back gates) as shown in Figs. 1a and 1b, 
respectively. The devices were fabricated using an undoped 
silicon-on-insulator (SOI) wafer whose oxide thickness tox 
between the channel and substrate used for a back gate was 
400 nm. The channel formed on the SOI layer was locally 
constricted for the Si NW and oxidized for the formation of
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Fig. 1.  Device structure and finite element analysis (FEA) simulation (a) Cross-section views of our structure in the single-gate configuration 
(b) cross-section view of the our structure in double-gate configuration where the electrolyte acts as an upper-gate. The capacitive network including Cbg, 
Cug and Csi is represented. (c) Zoom on the SiNW which indicates the front and back-channel for electrons. (d) Top view of the device: optical image of the 
liquid-gated structure (e) AFM image of the SiNW with contact pads. (f) Cross section views of electric field lines and isopotentials simulated by FEA (no upper 
gate with Vbg = 10 V, Vd=Vs = 0 V) and (g) (liquid-gated with Vug = 2V, Vbg = Vd=Vs = 0 V). 
 
an upper oxide layer whose thickness was 40 nm. Thickness 
tsi, width W, and length L of the Si NW were approximately 
15, 15, and 50 nm, respectively. The measured current 
characteristics were dominated by the constriction, i.e., Si 
NW[14]. Such a small wire channel makes the MOSFET 
useful as a high-charge-sensitivity electrometer with single-
electron resolution at room temperature[13-16]. Next, 
platinum electrodes and 300 µm thick micro-baths made of 
polymerized resist were formed for an electrolytic gate [13]. 
An optical and atomic force microscope image of the device 
are shown in Figs. 1d and 1e, respectively. Single- and 
double-gate operation of the CHEMFET can be carried out 
when the micro-bath is filled with N2 and aqueous 
electrolyte, respectively. Previously we have shown that the 
capacitance (Cug) between the electrolytic gate and channel 
is determined only by the oxide surrounding the Si NW. 
Indeed, Cug is composed of an electrolytic double layer 
capacitance in series the upper oxide capacitance. The latter 
one dominates Cug due the higher dielectric constant of 
water compared to SiO2 and to the thick upper oxide layer 
(40 nm) [13]. Therefore, this study can be adapted to NW 
FET with any type of double gates, e.g. gates made of 
polycrystalline Si and metal. 
B. Finite Element Analysis simulaion (Comsol©) 
For basic information, we first evaluate the gate 
capacitances by a finite element analysis (FEA) simulation 
using COMSOL©. Figs. 1f and 1g show the cross-sectional 
views of electrical potential in the single- or double-gate 
configuration, respectively. Cbg in the single-gate 
configuration and Cug in the double-gate configuration are 
evaluated to be 0.76 aF and 3.1 aF, respectively. This 
method is useful for rough estimation of the capacitance.  
C. Double-gates configuration 
 The first experimental approach takes advantage of a 
benefit originating from the double-gate configuration. In 
the double-gate operation of the CHEMFET, electron 
channels are induced either at a top or bottom of the Si NW, 
hereafter referred to front or back channels, according to 
upper-gate voltage (Vug) applied to the electrolytic gate and 
back-gates voltage (Vbg) applied to the back gate (Fig. 1c), 
respectively, as shown in the insets of Fig. 2b. In this case, 
we must consider capacitance Csi formed between the top 
and bottom of the Si NW as shown in Fig. 1b. Although Csi 
can be basically given by εSiWL/tsi, where εSi is the 
dielectric constant of silicon, we must arrange it according 
to the channel configuration [17]. In the back channel 
configuration, we must consider that there are Csi and Cug 
between the upper gate and electron channel, which means 
that effective capacitance Cugsi between them can be given 
by Cug.Csi/(Cug+Csi). Although the front-channel 
configuration requires the same consideration, we can 
ignore it because Cbg is much smaller than Csi. Taking Γf 
given by -Cbg/Cug in the front-channel configuration and 
Γb given by -Cbg/Cugsi in the back-channel configuration, 
we can get the following equations that make no assumption 
for Cbg and Cug. 
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Fig. 2.  Estimation of capacitances from double-gates electrical 
measurements(a) I-Vg for Vbg ranging from -24 V to + 24 V by +4 V 
steps. (b) (Vg,Vbg) at 10 nA is extracted from (a). 
 
 Γf and Γb can be obtained experimentally from I-Vug 
characteristics measured at different Vbg values as shown in 
Fig. 2a. Fig. 2b shows change in Vug when I becomes 10 
nA at various Vbg’s. The two different slopes were 
confirmed; one slope of - 0.075 at positive Vug corresponds 
to Γf, and the other of -0.137 at negative Vug corresponds to 
Γb. Then, we can evaluate Csi, Cug, and Cbg to be 5.27, 
4.36, and 0.32 aF, respectively, using Eq. 1. The double-
gate operation provides the precise evaluation of a ratio 
between Cug and Cbg. The estimation of the Si NW size is 
also accurate. Therefore we can derive capacitances using 
Eq. 1. 
C. Random Telegraph Signal 
 The second experimental approach is based on a discrete 
change ∆I in current called RTS induced by a single 
electron trapped and detrapped between the channel and 
oxide layer. Typical examples of the RTS are shown in Fig. 
3a and 3b. It should be emphasized that the shift of I-Vug 
characteristics induced by electron trapping does not 
depend on a trap position in the oxide[11]. This is because a 
distance between the channel and trap is much smaller than  
 
Fig. 3.  3 Estimation of capacitances from Random Telegraph Signal 
(a) Examples of Random Telegraph Signal (RTS) for the single gate 
(back-gate) and (b) for the double gates structure. 
 
oxide thickness and also because a Debye screening length 
in an undoped Si NW is much larger than device 
dimensions. Therefore, ∆I can become a metrological tool 
for an evaluation of a gate capacitance by using the 
following equation [11]. 
Cg
q
gm
I *
=
∆
 
(2) 
q* is an effective charge of a trapped electron. Cg stands for 
Cug or Cbg depending on the use of double-gate or single-
gate configuration, respectively, to avoid writing twice 
equations. This simplicity of the expression is adapted to a 
transconductance gm instead of gmug = ∂I/∂Vug and gmbg = 
∂I/∂Vbg. The q*/Cg corresponds to the shift of I-Vug or I-
Vbg characteristics induced by an electron trapping. 
Previously, we derived that q*/q was given by 
2εSiO2/(εSiO2+εSi) ≈ 0.5 in the subthreshold region and that it 
decreased with gate voltage due to increased screening 
effect caused by electrons in the channel[11] (see comments 
in appendix). Experimentally, an average q*/q can be 
obtained to 0.37 from the RTS, especially, at gate voltage 
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corresponding to the highest transconductance. From Figs. 
3a and 3b, we can evaluate gmbg, gmug, ∆Ibg, ∆Iug to be 1 
nS, 6 nS, 90 pA, and 50 pA, respectively. As a result, we 
can evaluate Cbg and Cug to be 0.67 and 7.2 aF, 
respectively. The advantage of this technique is that ∆I and 
gm can be given precisely and that we do not need any 
assumption on device dimensions. 
 
D. Dielectric Polarization noise 
 
The third approach to evaluate the capacitance uses an 
analysis of the dielectric polarization noise[13,18]. Eq. 3 is 
obtained from fluctuation-dissipation theorem, which 
extends the Johnson-Nyquist noise equation to complex 
impedance[19]  (see supplementary information, methods). 
It concerns only ultra-low noise devices (as in this work) 
and is due to the thermal fluctuation of dipoles in the oxide 
as illustrated in Fig. 4a inset (cross-section view of the 
device). 
fSv
tgkTCg
pi
δ2
=
 
(3) 
Sv is a power spectrum density of voltage noise referred to 
the gate. It is obtained experimentally from SI/gm² where SI 
is a measured power spectrum density of current noise. k is 
the Boltzman constant, T the temperature, and tg δ the 
dielectric loss of the gate oxide. The typical value[20]  of tg 
δ of SiO2 is 3.8x10-3. The Sv of the SiNW in the single- and 
double-gate configurations are shown in Fig. 4a. They 
follow 1/f law and flat characteristics originating from 
Johnson-Nyquist noise. As expected from Eq. 3, Sv in the 
1/f range at lower frequency is independent of gate voltage 
(Fig. 4b). From Eq. 3 using the average values of Sv 
indicated by lines in Fig. 4b over Vug and Vbg, Cug and 
Cbg are evaluated to be 9.68 and 0.48 aF, respectively, . 
 
E. Single-electron-transistor at low temperature 
 
The fourth experimental approach for a capacitance 
evaluation is based on SET characteristics at low 
temperature. Due to Coulomb blockade originating from a 
small structure of the Si NW, an oscillation in I-Vg (Vug or 
 
Fig. 4.  Estimation of capacitances from dielectric polarization noise 
(a) Sv=SI/gm² curves for the reference and liquid-gated SiNW.  
(b) Vbg and Vug dependence of Sv for the reference and liquid-gated 
SiNW, respectively (at 10 Hz). The average amplitude is used to extract 
the capacitance from eq. 3. 
 
Fig. 5.   Estimation of capacitances from single-electron transistor 
characteristics (a) Schematic view of electric potential along the contact 
pads and SiNW. At room temperature, electrons pass over the potential 
barriers which is not the case at low temperature and therefore the SiNW 
length L(SET) is expected to decrease at low temperature. (b) Schematic 
top view of the SiNW acting as a SET. Tunnel barriers arise at 
Source/drain and electrons transit 1 by 1 through the island at the center of 
the SiNW. (c) Example of SET characteristic at 77 K for the single-gate 
device. Capacitance is extracted from eq.4. 
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Vbg) characteristics with a period of ∆Vg given by Eq. 4 
was observed.  
Vg
qCg
∆
=  
(4) 
From Fig. 5c and Eq. 4, we can evaluate Cbg to be 0.2 aF 
with a metrology precision. Although Cug composed of the 
electrolytic gate cannot be evaluated at low temperature, we 
can estimate it to be 2 aF from the devices with the same 
structure except for a polysilicon upper gate[21], which is 
also consistent with the ratio Cug/Cbg obtained previously.  
II.  DISCUSSION 
A. Summary of all techniques 
We have used these four approaches to evaluate gate 
capacitance of five CHEMFETs as summarized in Figs. 6a 
and 6b. All evaluated values for all devices are within an 
order of magnitude fairly acceptable, which supports that all 
approaches are feasible and useful. The comparison with the 
FEA methods supports also that feasibility as shown in Fig. 
6c. 
B. Estimation of the mobility 
 
Next, we evaluated carrier mobility in a 50-nm-long Si 
NW by using  gate capacitance obtained above, considering 
the average between RTS and double gates technique. Fig. 
6d shows I-Vbg and I-Vug characteristics without and with 
electrolyte in the micro-bath, respectively. The electrolyte 
was NaCl droplet whose concentration was varied from 100 
µM to 1M. Fig. 6e shows enlarged I-Vug characteristics for 
clarity of the effect of NaCl concentration. The difference in 
slopes between with and without electrolyte is related to the 
difference in capacitances between back-gate and front-gate 
oxide as explained before. Good fits of the I-V curves were 
obtained using a classical equation (Eq. 5) of MOSFETs in 
the linear regime (Vd = 50 mV) and averaged gate 
capacitance as shown in Fig. 6c  
 
Fig. 6.   Comparison of estimated capacitances from all techniques and 
estimation of electrons mobility (a) Cug and (b) Cbg evaluated from the 
different techniques. For the SET-based method, only a typical Cbg and Cug 
are plotted because clear oscillations are not observed for all devices in single-
gate configuration and also because electrolytic gate can’t be used at low 
temperature. Similar samples with polysilicon gates were used to estimate 
Cug[20]. (c) Average capacitances obtained considering corrected RTS 
equation as an upper limit and double-gates I-V technique as a lower limit. 
Finite element analysis simulation is added as a comparison. 
 
Fig. 7.   (a) I-Vug and I-Vbg in single-gate and double-gates 
configurations. (b) Zoom of (a). Same capacitances and mobilities are 
used to fit curves for different ionic strengths in liquid-gated SiNWs. 
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µ is the mobility, µ0 the mobility at low transverse 
electric field and Θ is a constant to account for the 
reduction of mobility with transverse electric field. Good 
fits gives µ of 74 cm²/V.s and Θ of 17 V in single-gate 
configuration (without electrolyte), and µ of 71.5 cm²/V.s 
and Θ of 1.7 V in two gates configuration (with electrolyte). 
It should be noted that the mobility does not vary with NaCl 
concentration regardless of a shift of current characteristics 
according to NaCl concentration[13] and that the values of 
µ0 of the five devices are much smaller than that of a bulk Si 
as shown in Table 1. Since the fluctuation of mobility 
among the five devices has direct correlation to neither DP 
nor RT noise, they would not be at the origin of the 
reduction in the mobility. Possible reasons why the mobility 
in a Si NW is so small are that there are potential 
fluctuation in the Si NW or that electrons scatter at the 
surface of the Si NW. 
 
III.  CONCLUSION 
In summary, we have used several techniques to evaluate 
sub-atto-farad gate capacitance of a CHEMFET with a Si 
NW channel. A fluctuation of gate capacitance given by 
each technique is within 33 %, which supports that all 
techniques are feasible. From evaluated gate capacitance of 
the CHEMFET with a 15-nm-width and 50-nm-length 
channel, electron mobility in the channel at low transverse 
field is estimated to be 68 cm²/V.s. This study gives a 
reference in mobility for other studies and opens door to a 
metrological study of Si-NW CHEMFETs used for 
electrical detection of a small number of molecules. 
APPENDIX 
Device fabrication 
The nanoscale MOSFETs were fabricated on a silicon-on-
insulator (SOI) wafer. First, a narrow constriction 
sandwiched between two wider (400-nm-wide) channels 
was patterned on the 30-nm-thick top silicon layer (p-type, 
boron concentration of 1015 cm-3). The length and width of 
the constriction channel was 30 and 60 nm, respectively 
(Fig.1c). The patterning was followed by thermal oxidation 
at 1000°C to form a 40-nm-thick SiO2 layer around the 
channel. This oxidation process reduced the size of the 
constriction to about 15 nm, giving a final channel 
dimension of 15 x 50 nm. Then, we implanted phosphorous 
ions outside the constriction, five micrometer away from it 
using a resist mask, to form highly doped source and drain 
regions. Aluminum electrodes were evaporated on these 
source and drain regions. Finally, 100 nm thick Pt 
electrodes were evaporated using a resist mask and 300 µm 
thick micro-baths were also fabricated by optical 
lithography before a polymerization stage at 180°C for 2 
hours. 
Electrical measurements 
Electrical measurements were performed at room 
temperature in a glove-box with a controlled N2 atmosphere 
(< 1 ppm of O2 and H2O). For noise measurements, drain 
voltage VD (usually 50 mV) and back-gate voltage (< 8V) 
were applied with an ultralow-noise DC power supply 
(Shibasoku PA15A1 when VBG < 8 V or Yokogawa 7651 
when VBG > 8 V). The source current was amplified with a 
DL 1211 current preamplifier supplied with batteries. RTS 
data and noise spectra were acquired with an Agilent 35670 
dynamic signal analyzer. A detailed protocol is published in 
ref [22]. For standard I-V characteristics, a semiconductor 
parameter analyzer agilent 4156C was used. 
Trap effective charge q* in Eq.2 (RTS) 
When a charge q, located in a material 1 (e.g.SiO2) with a 
relative permittivitty ε1, close to the interface of a material 
2 (e.g.Si) with a different relative permittivity ε2, an image 
charge q(ε1-ε2)/(ε1+ε2) exists in the material 2. Therefore, 
far from the interface (e.g. gate), an effective trap charge 
q*=2qε1/(ε1+ε2), is observed. When an accumulation of 
electrons exists in the channel due to capacitive coupling 
with the gate, the dielectric constant of material 2 is 
increased  and we get Eq. S1. 
( )
( ) ( )

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
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

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
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−
+
+
+
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210
21
1
2
1
12*
εεε
εε
ε
 (6) 
CG is the gate capacitance, tacc the accumulation layer 
thickness, ε0 the vacuum dielectric permittivity, W and L 
nanowire’s width and length, Vg the back-gate voltage and 
Vth the flat-band voltage. In a previous work[11], it was 
considered that the Debye screening length of the undoped 
silicon is very large (>> 100 nm) compared to Si thickness 
(15 nm thick Silicon on Insulator and therefore ε2≈ε1 in Eq. 
6. This is a first order approximation valid in 2D and 
enough for the aim of that paper. In a 3D approach, 
screening can also be done by the wide silicon contact leads 
(400 nm) and therefore Eq. S1 should be used as is. In the 
case of SiO2 oxide and SiNW the prefactor in Eq. 2 is 0.5. 
By comparison with other technique, the 3D approach 
seems appropriate and therefore the dielectric constant 
should be taken into account for RTS amplitude analysis. 
An example of gate voltage dependence of q* with Vg is 
shown in [11]. 
Dielectric polarization noise (Eq.3) 
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Considering the impedance Z=(j.2π.C.f)-1 of the gate 
capacitor with C=Cg-jCg” and tgδ=C”/Cg, the extension of 
thermal Nyquist noise for a complex impedance 
(fluctuation-dissipation theorem ) leads to:   
Cgf
kTtg
Cg
kTCZkTSv
pi
δ
pi
2"2)(4 2 ==ℜ=  
(7) 
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